High-Speed Multibit Delta-Sigma ADCs with On-Line Digital Error Correction

نویسندگان

  • Péter Kiss
  • Un-Ku Moon
  • John T. Stonick
  • Gábor C. Temes
چکیده

Multibit delta-sigma modulators are widely used in recent analog-to-digital converter (ADC) implementations [1, Chapter 8]. Due to their improved stability, they can achieve the same high signal-to-noise ratio (SNR) with lower order modulator and lower oversampling ratio (OSR), i.e. higher speed, than their singlebit counterparts. Also, the use of a multibit feedback relaxes slew-rate and settling-time requirements for the opamps used in the integrators [2], [3]. However, single-loop multibit delta-sigma ADCs impose stringinent requirements for the feedback multibit digital-to-analog converter (DAC), which should provide the same linearity as the overall converter. Several techniques has been used to address the linearity of the multibit DAC. Mismatch shaping randomizes the nonlinearity error, and high-pass filters the resulting uncorrelated error (“noise”) signal [1, Section 8.3.3]. Although this technique is very popular, it is effective at high OSRs only, and it requires fairly large chip area, especially for quantizers larger than 5 bits. Calibration techniques were successfully implemented, and impressive measured performances were obtained [3], [4]. However, the previous calibration techniques work off line, so they may not follow the enviromental changes. Recently, a background calibration technique was presented [5], but which requires high OSR (Note: it requires high OSR as it was presented; NLTFd(z) filter is missing, see details later). An analog alternative, i.e. analog mismatch corrected switched-capacitor DAC, shows a promising solution to the problem [6], [7]. This report presents an on-line digital correction method for multibit delta-sigma ADCs. It originates from [2], [3], but it works on line, and it is effective at low-OSR, i.e. high-speed, applications also. While the mismatch-shaping technique spreads and shapes the nonlinearity error (“dirt”), this digital correction cancels it out (“vacuum-cleaning” versus “sweeping”), so it is more effective. A practical implementation using the proposed technique may achieve a spurious-free dynamic range (SFDR) of over 100 dB for OSR = 4, based on available simulation [8] results.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

National Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer

Single-bit delta-sigma analog-to-digital converters (ADCs) provide high resolution and high dynamic range for low-frequency applications. However, because of limited sampling speeds, single-bit delta-sigma ADCs are not available for applications involving dynamic signals greater than a few hundred kHz in frequency. Multibit delta-sigma ADCs can provide high dynamic range at high frequencies, pr...

متن کامل

High-Speed ADC with Error Correction

A digital error correction scheme is described for ADCs with multibit quantizers. It operates in the background and remains effective even for very low oversampling ratios.

متن کامل

A dynamic element matching technique for reduced-distortion multibit quantization in delta-sigma ADCs

A multibit analog-to-digital converter can achieve high resolution with a lower order modulator and lower oversampling ratio than a single-bit design. However, in a multibit modulator, quantization level errors in the internal multibit quantizer can limit the modulator’s signal-to-noise-and-distortion and spurious-free dynamic range. For a CMOS analog-to-digital converter using a flash analog-t...

متن کامل

Digital compensation of DAC mismatches in multibit delta-sigma ADCs

A digital compensation technique to overcome the effects of the digital-to-analogue converter (DAC)’s mismatches in multibit deltasigma modulators is described. The technique is purely digital, does not require the injection of a pilot signal and is compatible with binary-weighted element DACs. Simulation results confirm the validity of the compensation technique for a four-bit, fifth-order low...

متن کامل

Adaptive Digital Compensation of Analog Circuit Imperfections for Cascaded Delta-Sigma Analog-to-Digital Converters

1. Goal: high resolution and large bandwidth ADCs. 2. ADCs: oversampling, noise shaping, (one-bit quantizer); trade speed for resolution; trade analog-circuit accuracy for digital-circuit complexity. 3. Architecture: cascaded 2-0 delta-sigma (2-0 MASH) ADC; p robust stability and speed; high sensitivity to analog-circuit imperfections. 4. Issues of the MASH ADCs: designing the structure; handli...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2000